EC6504-MICROPROCESSOR AND MICROCONTROLLER

UNIT-I

THE 8086 MICROPROCESSOR


COURSE OBJECTIVE: Know about the Architecture, addressing modes and instruction sets of 8086 Microprocessor.

PART-A

1. What is microprocessor?

A microprocessor is a multipurpose, programmable, clock-driven, register-based electronic device that reads binary information from a storage device called memory, accepts binary data as input and processes data according to those instructions, and provides result as output.

2. What is Accumulator?

The Accumulator is an 8-bit register that is part of the arithmetic/logic unit (ALU). This register is used to store 8-bit data and to perform arithmetic and logical operations. The result of an operation is stored in the accumulator. The accumulator is also identified as register A.

3. What is stack? (EE2354April/May2013)

The stack is a group of memory locations in the R/W memory that is used for temporary storage of binary information during the execution of a program.

4. What is a subroutine program?

A subroutine is a group of instructions written separately from the main program to perform a function that occurs repeatedly in the main program. Thus subroutines avoid the repetition of same set of instructions in the main program.

5. Define addressing mode.

Addressing mode is used to specify the way in which the address of the operand is specified within the instruction.


It is defined as the time required to complete the execution of an instruction.
7. Write a program to add a data byte located at offset 0500H in 2000H segment to another data byte available at 0600H in the same segment and store the result at 0700H in the same segment.

MOV AX, 2000H; initialize DS with value
MOV DS, AX; 2000H
MOV AX, [500H]; Get first data byte from 0500H offset
ADD AX, [600H]; Add this to the second byte from 0600H
MOV [700H], AX; store AX in 0700H
HLT; Stop.

8. What are the different types of addressing modes of 8086 instruction set? (Nov/Dec2013) (Apr/May 2015)

The different addressing modes are:

i. Immediate

ii. Direct

iii. Register

iv. Register indirect

v. Indexed

vi. Register relative

vii. Based indexed

viii. Relative based indexed.

9. What are the different types of instructions in 8086 microprocessor? (May/jun2011)

The different types of instructions in 8086 microprocessor are:

i. Data copy / transfer instructions

ii. Arithmetic and logical instructions

iii. Branch instructions

iv. Loop instruction
v. Machine control instruction
vi. Flag manipulation instruction
vii. Shift and rotate instruction
viii. String instruction

10. What is assembly level programming?

A program called assembler is used to convert the mnemonics of instruction and data into their equivalent object code modules. The object code modules are further converted into executable code using linker and loader programs. This type of programming is called assembly level programming.

11. What is a stack?

Stack is a top-down data structure, whose elements are accessed using a pointer that is implemented using the SS and SP registers. It is a LIFO data segment.

12. How is the stack top address calculated?

The stack top address is calculated using the contents of the SS and SP register. The contents of stack segment (SS) register is shifted left by four bit positions (multiplied by (0h)) and the resulted 20-bit content is added with the 16-bit offset value of the stack pointer (SP) register.

13. What are macros?

Macros are small routines that are used to replace strings in the program. They can have parameters passed to them, which enhances the functionality of the micro itself.

14. How are constants declared?

Constants are declared in the same way as variables, using the format:

**Const–Label EQU 012h**

When the constants label is encountered, the constant numeric value is exchanged for the string.
15. Write an assembly language program for a 16-bit increment and will not affect the contents of the accumulator.

MACRO inc16variable; Increment two bytes starting at “variable”

Local INC16 End

INC variable; Increment the low 8 bits PUSH ACC

MOV A variable; Are the incremented low 8 bits = 0?

JNZ INC 16 End

INC variable + 1

Inc16 End; Yes–increment the upper 8 bits

POP ACC

END MAC

16. What will happen if a label within a macro is not declared local?

If a label within a macro is not declared local, then at assembly time, there will be two types of errors:

I. The first will state that there are multiple labels in the source.

II. The second will indicate that jump instructions don’t know which one to use.

17. Write an assembly language program to load the accumulator with a constant value.

MACRO invert value

if (value==0)

MOV A, #1

else

clr A

end if

END MAC.

18. What is the difference between the microprocessor and microcontroller?

Microprocessor does not contain RAM, ROM and I/O ports on the chip. But a microcontroller contains RAM, ROM and I/O ports and a timer all on a single chip.
19. What is assembler? (NOV/DEC2014)

The assembler translates the assembly language program text which is given as input to the assembler to their binary equivalents known as object code. The time required to translate the assembly code to object code is called access time. The assembler checks for syntax errors & displays them before giving the object code.

20. What is loader?

The loader copies the program into the computer’s main memory at load time and begins the program execution at execution time.

21. What is linker?

A linker is a program used to join together several object files into one large object file. For large programs it is more efficient to divide the large program modules into smaller modules. Each module is individually written, tested & debugged. When all the modules work they are linked together to form a large functioning program.

22. Explain ALIGN & ASSUME. (Nov/Dec 2010,April/may2011)

The ALIGN directive forces the assembler to align the next segment at an address divisible by specified divisor. The format is ALIGN number where number can be 2, 4, 8 or 16. Example ALIGN 8. The ASSUME directive assigns a logical segment to a physical segment at any given time. It tells the assembler what address will be in the segment registers at execution time. Example ASSUME CS: code, DS: data, SS: stack

23. Explain PTR & GROUP

A program may contain several segments of the same type. The GROUP directive collects them under a single name so they can reside in a single segment, usually a data segment. The format is Name GROUP Seg-name,…..Seg-name PTR is used to assign a specific type to a variable or a label. It is also used to override the declared type of a variable.

24. Explain PROC & ENDP (April/May 2010)

PROC directive defines the procedures in the program. The procedure name must be unique. After PROC the term NEAR or FAR are used to specify the type of procedure. Example FACT PROC FAR. ENDP is used along with PROC and defines the end of the procedure.

25. Explain SEGMENT & ENDS

An assembly program in .EXE format consists of one or more segments. The starts of these segments are defined by SEGMENT and the end of the segment is indicated by ENDS directive. Format Name SEGMENT.

The segment override prefix allows the programmer to deviate from the default Segment Eg: MOV CS: [BX], AL

27. Define variable.

A variable is an identifier that is associated with the first byte of data item. In assembly language statement: COUNT DB 20H, COUNT is the variable.

28. What are procedures?

Procedures are a group of instructions stored as a separate program in memory and it is called from the main program whenever required. The type of procedure depends on where the procedures are stored in memory. If it is in the same code segment as that of the main program then it is a near procedure otherwise it is a far procedure.

29. Explain the linking process.

A linker is a program used to join together several object files into one large object file. The linker produces a link file which contains the binary codes for all the combined modules. It also produces a link map which contains the address information about the link files. The linker does not assign Absolute addresses but only relative address starting from zero, so the programs are relocatable & can be put anywhere in memory to be run.

30. Compare Procedure & Macro (April/May 2011)

<table>
<thead>
<tr>
<th>Procedure</th>
<th>Macro</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accessed by CALL &amp; RET instruction during program execution</td>
<td>Accessed during assembly with name to macro when defined</td>
</tr>
<tr>
<td>Machine code for instruction is put only Once in the memory</td>
<td>Machine code is generated for instruction each time when macro is called</td>
</tr>
<tr>
<td>With procedures less memory is required</td>
<td>With macro more memory is required</td>
</tr>
<tr>
<td>Parameters can be passed in registers, memory locations or stack</td>
<td>Parameters passed as part of statement Which calls macro</td>
</tr>
</tbody>
</table>
31. What is the maximum memory size that can be addressed by 8086? (April/May 2014) (Nov/Dec 2014)

In 8086, a memory location is addressed by 20 bit address and the address bus is 20 bit address and the address bus is 20 bits. So it can address up to one megabyte \(2^{20}\) of memory space.

32. How many data lines and address lines are available in 8086?

Address lines= 20 bit address bus

Data lines= 16 bit data bus

33. What information is conveyed when Qs1 and Qs0 are 01?

Qs1 and Qs0 are output signals that reflect the status of the instruction queue. When Qs1 and Qs0 are 01 , then queue has first byte of an opcode.

34. What is the addressing mode of MOV AX, 55H (BX) (SI)?

MOV AX, 55H (BX) (SI) – Base Indexed memory addressing mode.

35. What are the 8086 interrupt types? (Apr/May 2015)

Dedicated interrupts

• Type 0: Divide by zero interrupt
• Type 1: Single step interrupt
• Type 2: Nonmaskable interrupt
• Type 3: Breakpoint
• Type 4: Overflow interrupt

Software interrupts: Type 0-255

36. What is interrupt service routine? [Nov/Dec 2011]

Interrupt means to break the sequence of operation. While the CPU is executing a program an interrupt breaks the normal sequence of execution of instructions & diverts its execution to some other program. This program to which the control is transferred is called the interrupt service routine.

37. Calculate the physical address for fetching the next instruction to be executed, in 8086?

The physical address is obtained by appending four zeros to the content present in CS register and then adding the content of IP register with the above value.

For example, assuming the content of
38. If the execution unit generates effective address of 43A2 H and the DS register contains 4000 H. What will be the physical address generated by the BIU? What is the Maximum Size of the data segment?

<table>
<thead>
<tr>
<th>Effective Address</th>
<th>Physical Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>43A2H</td>
<td>40000H</td>
</tr>
</tbody>
</table>

Maximum size of the DS is $2^{16}$

39. Calculate the physical address, when segment address is 1085H and effective address is 4537H.

<table>
<thead>
<tr>
<th>Segment address - 1085H</th>
</tr>
</thead>
<tbody>
<tr>
<td>Effective address - 4537H</td>
</tr>
</tbody>
</table>

| Physical address - 14D87H |

40. Show how the 2 byte INT instruction can be applied for debugging.

INT type

The INT instruction is used as a debugging and in case where single stepping provides more detail then is wanted, by inserting INT instructions at key points called break points.

41. List the flags of 8086.
PART-B

1. (a) Write an assembly language program in 8086 to search the largest data in the array.(6) C(April/May 2011)
   (b) Explain the various status flags in 8086. U (Nov/Dec2011)(6)

2. (a) Discuss the various addressing modes of 8086. U (April/May2011) (Nov/Dec 2014) (8)
   (b) Explain the following assembler directive in 8086 (6). U (April/May2013)(Apr/May 2015)
      i. ASSUME  ii. EQU  iii. DW iv. DD

3. (a) Write short notes on Macro(6) C(April/May 2012)
     (b) Explain the function of assembler directives. U(10) (April/May2011) (Nov/Dec 2014)


5. (a) Explain the register organization of 8086.U(10)(April/May2013)
     (b) Explain the pin diagram of 8086 (6) U
6. Discuss the instruction set of 8086 in detail (8) (April/May 2011) U


8. Explain briefly about the internal hardware architecture of 8086 microprocessor with a neat diagram (Apr/May 2015) (10) U


12. (I) Explain the Data transfer, arithmetic and branch instructions with examples.(9) U
    (II) Write an 8086 ALP to find the sum of numbers in an arry of 10 element. (7) [May/June 2016]


COURSE OUTCOME: Learnt the architecture, Instruction set and Programming of 8086 Microprocessor.

UNIT II

8086 SYSTEM BUS STRUCTURE


COURSE OBJECTIVE: Study about the system bus structure and Multiprocessor Configurations.

PART A

1. Differentiate between minimum and maximum mode (April/May 2010)

<table>
<thead>
<tr>
<th>Minimum mode</th>
<th>Maximum mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. A processor is in minimum mode when MN/MX pin is strapped to 15V.</td>
<td>A processor is in maximum mode when MN/MX is grounded.</td>
</tr>
<tr>
<td>2. All the control signals are given out by microprocessor chip itself.</td>
<td>The processor derive the status signals S0, S1 and S0. Another chip called bus controller derives control signals using this status information.</td>
</tr>
<tr>
<td>3. There is a single microprocessor.</td>
<td>There may be more than one microprocessor.</td>
</tr>
</tbody>
</table>
2. Give any four pin definitions for the minimum mode. (Nov/Dec2008)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>i. INTA</td>
<td>Indicates recognition of an interrupt request. Consists of two negative going pulses in two consecutive bus cycles.</td>
</tr>
<tr>
<td>ii. ALE</td>
<td>Outputs a pulse at the beginning of the bus cycle and to indicate an address available on address pins.</td>
</tr>
<tr>
<td>iii. HLDA</td>
<td>Outputs a bus grant to a requesting master.</td>
</tr>
<tr>
<td>iv. HOLD</td>
<td>Receives bus requests from bus masters.</td>
</tr>
</tbody>
</table>

3. What are the pins that are used to indicate the type of transfer in minimum mode?

The M/IO, RD, WR lines specify the type of transfer. It is indicated in the following table:

<table>
<thead>
<tr>
<th>M/IO</th>
<th>RD</th>
<th>WR</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

4. What are the functional parts of 8086 CPU?

The two independent functional parts of the 8086 CPU are:

i. Bus Interface Unit (BIU): BIU sends out addresses, fetches instruction from memory, reads data from ports and memory and writes data to ports and memory.

ii. Execution Unit (EU): EU tells the BIU where to fetch instructions or data, decodes instructions and executes instructions.

5. What is the operation of S0, S1 and S2 pins in maximum mode?

S2, S1, S0 indicates the type of transfer to take place during the current bus cycle.
6. Give any four pin definitions for maximum mode.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>QS1, QS0</td>
<td>Reflects the status of the instruction queue. This status indicates the</td>
</tr>
<tr>
<td></td>
<td>activity in the queue during the previous clock cycle.</td>
</tr>
<tr>
<td>LOCK</td>
<td>Indicates that the bus is not to be relinquished to other potential bus</td>
</tr>
<tr>
<td></td>
<td>masters.</td>
</tr>
<tr>
<td>RQ/GT1</td>
<td>For inputting bus requests and outputting bus grants.</td>
</tr>
<tr>
<td>RQ/GT0</td>
<td>Same as RQ/GT1 except that a request on RQ/GT0 has higher priority.</td>
</tr>
</tbody>
</table>

7. Draw the bus request and bus grant timings in minimum mode system.

8. What is the purpose of a decoder in EU?

The decoder in EU translates instructions fetched from memory into a series of actions, which the EU carries out.

9. Give the register classification of 8086.  

The 8086 contains:
i. General purpose registers: They are used for holding data, variables and intermediate results temporarily.

ii. Special purpose registers: They are used as segment registers, pointers, index register or as offset storage registers for particular addressing modes.

10. What are general data registers?

The registers AX, BX, CX and DX are the general data registers.

<table>
<thead>
<tr>
<th>AX</th>
<th>AH</th>
<th>AL</th>
</tr>
</thead>
<tbody>
<tr>
<td>BX</td>
<td>BH</td>
<td>BL</td>
</tr>
<tr>
<td>CX</td>
<td>CH</td>
<td>CL</td>
</tr>
<tr>
<td>DX</td>
<td>DH</td>
<td>DL</td>
</tr>
</tbody>
</table>

L and H represents the lower and higher bytes of particular register.

AX register is used as 16-bit accumulator.

BX register is used as offset storage for forming physical addresses in case of certain addressing modes.

CX register is used as a default counter in case of string and loop instructions.

DX register is used as an implicit operand or destination in case of a few instructions.

11. Give the different segment registers. (April/May2012)

The four segment registers are:

i. Code segment register: It is used for addressing a memory location in the code segment of the memory, where the executable program is stored.

ii. Data segment register: It points to the data segment of the memory, where data is resided.

iii. Extra segment register: It also contains data.

iv. Stack segment register: It is used for addressing stock segment of memory. It is used to store stack data.

12. What are pointers and index registers?

IP, BP and SP are the pointers and contain offsets within the code, data and stack segments respectively. SI and DI are the index registers, which are used as general purpose registers and also for offset storage in case of indexed, based indexed and relative based indexed addressing modes.
13. How is the physical address calculated? Give an example.

The physical address, which is 20-bits long is calculated using the segment and offset registers, each 16-bits long. The segment address is shifted left bit-wise four times and offset address is added to this to produce a 20 bit physical address.

Eg: 

- Segment address - > 1005H
- Offset address - > 5555H
- Segment address - > 1005H - > 0001 0000 0000 0101
- Shifted by 4 bit position - > 0001 0000 0000 0101 0000
- Offset address - > + 0101 0101 0101 0101

Physical address - > 0001 0101 0101 1010 0101

14. What is meant by memory segmentation?

Memory segmentation is the process of completely dividing the physically available memory into a number of logical segments. Each segment is 64K byte in size and is addressed by one of the segment register.

15. What are the advantages of segmented memory?

The advantages of segmented memory are:

i. Allows the memory capacity to be 1Mbyte, although the actual addresses to be handled are of 16-bit size.

ii. Allows the placing of code, data and stack portions of the same program in different parts of memory for data and code protection.

iii. Permits a program and/or its data to be put into different areas of memory, each times program is executed i.e., provision for relocation may be done.

16. What is pipelining?

Fetching the next instruction while the current instruction executes is called pipelining.

17. What are the two parts of a flag register?

The two parts of the 16 bit flag register are:

i. Condition code or status flag register: It consists of six flags to indicate some condition produced by an instruction.

ii. Machine control flag register: It consists of three flags and are used to control certain operations of the processor
18. Draw the format of 8086 flag register. (April/May 2011)

8086 flag register:

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>U</td>
<td>OF</td>
<td>DF</td>
<td>IF</td>
<td>TF</td>
<td>SF</td>
<td>ZF</td>
<td>AF</td>
<td>U</td>
<td>PF</td>
<td>U</td>
<td>CF</td>
</tr>
</tbody>
</table>
| U - Undefined

- CF - Carry flag
- PF - Parity flag
- AF - Auxiliary flag
- ZF - Zero flag
- SF - Sign flag
- TF - Single step trap flag
- DF - Direction flag
- IF - Interrupt enable flag
- OF - Overflow flag

19. Explain the three machine control flags.

i. Trap flag: If this flag is set, the processor enters the single step execution.

ii. Interrupt flag: If this flag is set, the maskable interrupts are recognized by the CPU, otherwise they are ignored.

iii. Direction flag: This is used by string manipulation instructions. If this flag bit is „0”, the string is processed from the lowest to the highest address i.e., auto incrementing mode. Otherwise, the string is processed from highest address to lowest address, i.e., auto decrementing mode.

20. What are the three groups of signals in 8086? (Nov/Dec 2009)

The 8086 signals are categorized in three groups.

i. The signals having common functions in minimum and maximum mode.

ii. The signals having special functions for minimum mode.

iii. The signals having special functions for maximum mode.

21. What are the uses of AD15 – AD0 lines?

AD15 – AD0 are time multiplexed memory I/O address and data lines. Address remains on the lines during T1 state, while data is available on data bus during T2, T3, Tw and T4 states. These lines are active high and float to a tristate during interrupt acknowledge and local bus hold acknowledge cycles.

22. What is the operation of RD signal?

RD is an active low signal. When it is low, it indicates the peripherals that the processor is performing a memory or I/O read operation.
23. Give the function of i. Ready and ii. INTR signal.  

i. Ready signal: It is an acknowledgement from slow devices of memory that they have completed data transfer. The signal is synchronized by 8284 A clock generator to give ready input to 8086. The signal is active high.

ii. INTR signal: It is a level triggered input. This is sampled during the last cycle of each instruction to determine the availability of the request. If any interrupt request is pending, the processor enters the interrupt acknowledge cycle. This can be internally masked by resetting the interrupt enable flag. The signal is active high and internally synchronized.

24. What is the operation performed when TEST input is low?

When the TEST input is low, execution will continue, else, the processor remains in an idle state.

25. What is NMI (Non-Maskable Interrupt)?

NMI is an edge-triggered input, which causes a type 2 interrupt. It is not maskable internally by software and transition from low to high initiate the interrupt response at the end of the current instruction. This input is internally synchronized.

26. What is the purpose of clock input?

The clock input provides the basic timing for processor operation and bus control activity. It is an asymmetric square wave with 33% duty cycle. The range of frequency varies from 5MHz to 10MHz.

27. What is the function of \( MN/MX \) pin?  

The logic level at \( MN/MX \) pin decides whether processor operates in minimum or maximum mode.

\[
MN/MX = 0 \quad \text{Maximum Mode} \\
MN/MX = 1 \quad \text{Minimum Mode}
\]

28. What happens when a high is applied to RESET pin?

When a high is given to RESET pin, the processor terminates the current activity and starts executing from FFFF0H. It must be active for at least four clock cycles. It is internally synchronized.

29. What will happen when a DMA request is made, while the CPU is performing a memory or I/O cycles? Nov/Dec 2011

When a DMA request is made, while the CPU is performing a memory or I/O cycles, it will request the local bus during T4 provided:

i. The request occurs on or before T2 state of the current cycle.
ii. The current cycle is not operating over the lower byte of a word.

iii. The current cycle is not the first acknowledge of an interrupt acknowledge sequence.

iv. A lock instruction is not being executed.

30. What is multiprogramming? [Nov/Dec 2015]

If more than one process is carried out at the same time, then it is known as multiprogramming. Another definition is the interleaving of CPU and I/O operations among several programs is called multiprogramming. To improve the utilization of CPU and I/O devices, we are designing to process a set of independent programs concurrently by a single CPU. This technique is known as multiprogramming.

31. Write the advantages of loosely coupled system over tightly coupled systems?

1. More number of CPUs can be added in a loosely coupled system to improve the system performance
2. The system structure is modular and hence easy to maintain and troubleshoot.
3. A fault in a single module does not lead to a complete system breakdown.

32. What is the different clock frequencies used in 80286?

Various versions of 80286 are available that run on 12.5MHz, 10MHz and 8MHz clock frequencies.

33. Define swapping in?

The portion of a program is required for execution by the CPU, it is fetched from the secondary memory and placed in the physical memory. This is called ‘swapping in’ of the program.

34. What are the different operating modes used in 80286?

The 80286 works in two operating modes
1. Real addressing mode
2. Protected virtual address mode.

35. What are the CPU contents used in 80286?

The 80286 CPU contains almost the same set of registers, as in 8086

• Eight 16-bit general purpose register
• Four 16-bit segment registers
• Status and control register
• Instruction pointer.

36. What are the signals used in 8086 maximum mode operation?

Qs1, Qs0, s0, s1, s2, LOCK, RQ/GT1, RQ/GT0 are the signals used in 8086 maximum mode operation.

37. Write the size of physical memory and virtual memory of 8086 microprocessor.
Physical addresses are formed when the left shifted segment base address is added to the offset address. The combination of segment register base addresses and offset address is the logical address in memory. Size of physical memory = $2^{20} = 1$ MB Size of virtual memory = $2^{16} = 64$ KB

38. List the advantages of using segment registers in 8086.

- It allows the memory addressing capacity to be 1MB even though the address associated with individual instruction is only 16-bit.
- It facilitates use of separate memory areas for program, data and stack.
- It allows the program to be relocated which is very useful in multiprogramming.

39. Explain the BHE and LOCK signals of 8086

- **BHE (Bus High Enable):** Low on this pin during first part of the machine cycle indicates that at least one byte of the current transfer is to be made on higher byte AD15-AD8.
- **LOCK:** This signal indicates that an instruction with a LOCK prefix is being executed and the bus is not to be used by another processor.

40. What are the two modes of operations present in 8086? [may/june2007]

   i. Minimum mode (or) Uniprocessor system

   ii. Maximum mode (or) Multiprocessor system

41. What are the functions of status pins in 8086?

   S2 S1 S0
   0 0 0 ---- Interrupt acknowledge
   0 0 1 ---- Read I/O
   0 1 0 ---- Write I/O
   0 1 1 ---- Halt
   1 0 0 ---- Code access
   1 0 1 ---- Read memory
   1 1 0 ---- Write memory
   1 1 1 ---- inactive
   S4 S3
   0 0 --I/O from extra segment
0 1 --I/O from Stack Segment
1 0 --I/O from Code segment
1 1 --I/O from Data segment
S5 --Status of interrupt enable flag
S6 --Hold acknowledge for system bus
S7 --Address transfer.

42. What are the three classifications of 8086 interrupts? [MAY/JUNE-2006]

(1) Predefined interrupts,
(2) User defined Hardware interrupts,
(3) User defined software interrupts.

43. What are the differences between maximum mode and minimum mode [NOV/DEC 2003]

Minimum mode
1. A processor is in minimum mode when MN /MX pin is strapped to +5v
2. All control signals are given out by microprocessor chip itself
3. There is a single microprocessor

Maximum mode
1. A processor is in maximum mode when MN /MX is grounded
2. The processor derive the status signals S2, S1 and So. Another chip called bus controller derives control signals using this status information.
3. There may be more than one microprocessor

44. What is Coprocessor? [NOV/DEC 2007] [APR/MAY 2011]

The coprocessor is a processor which specially designed for processor to work under the control of the processor and support special processing capabilities. Example: 8087 which has numeric processing capability and works under 8086.

45. What are the basic multiprocessor configurations?

1. Closely Coupled configuration
2. Loosely coupled configuration
46. Differentiate External verses Internal Bus. [MAY/JUNE 2016]

Internal Data Bus: The internal data bus only works inside a CPU that is internally. It is able to communicate with the internal cache memories of the CPU. Since they are internally placed they are relatively quick and are now affected by the rest of the computer.

External Data bus: This type of bus is used to connect and interface the computer to its connected peripheral devices. Since they are external and do not lie within the circuitry of the cpu they are relatively slower. The 8088 processor in itself contains a 16-bit internal data bus coupled with a 20-bit address register. This allows the processor to address to a maximum of 1 MB memory.

46. Compare closely coupled and loosely coupled configurations. [NOV/DEC 2011] [May/June 2016]

<table>
<thead>
<tr>
<th>Closely coupled</th>
<th>Loosely coupled</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Single CPU is used</td>
<td>1. Multiple CPU modules are used</td>
</tr>
<tr>
<td>2. It has local bus only</td>
<td>2. It has local as well system bus</td>
</tr>
<tr>
<td>3. No system memory or IO</td>
<td>3. It has system memory and IO, shared</td>
</tr>
<tr>
<td>4. No bus arbitration logic required</td>
<td>4. Bus arbitration logic required among the CPU modes</td>
</tr>
</tbody>
</table>

PART-B

1. (a) Draw and explain the maximum mode of 8086 (12)(April/May 2012) U
   (b) List the advantages of multiprocessor system (4) C

2. (i) Show the pin configuration and function of signals of 8086 microprocessor. (8) A/E (april/May2011)
   (ii) Show the memory organization and interfacing with 8086 microprocessor. Explain how the memory is accessed. (8) (April/May 2011) A/E

3. (a) Explain the functions of (8)(Nov/Dec2012) U
   i. HLDA
   ii. RQ/GT0
   iii. DEN
   iv. ALE
   (b) Draw and explain the minimum mode of 8086 (8)(Nov/Dec2014) [Nov/Dec2015] U

4. (a) Draw and explain the block diagram of minimum mode of operation (12)(NOV/Dec2011) U
   (b) Write notes on addressing memory (4) (May/June2014) C
5. Define the bus cycle and minimum mode read and write bus cycles with proper timing diagram (16) (April/May 2013) R

6. (a) Draw the input and output timing diagram of maximum mode of operation in 8086 (10) A/E
(b) Explain the addressing capabilities of 8086 (6) (Nov/Dec 2013) U

7. Discuss the maximum mode configuration of 8086 with a neat diagram. Mention the functions of the various signals. (16) (Apr/May 2015) U


9. Write a assembly language program to check whether the given string is palindrome or not. (Apr/May 2015) (8). C

10. Explain the bus interface unit and execution unit of 8086 microprocessor. (8) (Nov/Dec 2014) U

11. Describe the sequence of signals that occurs on the address bus, the control bus and the data bus when a simple microcomputer fetches an instruction. (8) (Nov/Dec 2014) R

12. Write an assembly language program to multiply two 16 bit numbers to give 32 bit result. (8) (Nov/Dec 2014) C

13. Describe the conditions which cause the 8086 to perform type 0 and type 1 interrupt. (8) (Nov/Dec 2014) R

14. Define loosely coupled system. Explain the schemes used for establishing priority. [NOV/DEC'15] U

15. Explain in detail about the system bus timing of 8086. (16) [May/June 2016] U

16. Explain the following: U [May/June 2016]
   (i) Multiprocessor system (4)
   (ii) Coprocessor (4)
   (iii) Multiprogramming (4)
   (iv) Semaphore (4)

COURSE OUTCOMES: Known the system bus structure and Multiprocessor Configurations.

UNIT III

I/O INTERFACING

COURSE OBJECTIVE: To learn the design aspects of I/O and memory interfacing circuits.

PART-A

1. What is memory mapped I/O? (Nov/Dec 2014)

This is one of the techniques for interfacing I/O devices with μP. In memory mapped I/O, the I/O devices assigned and identified by 16-bit addresses. To transfer the data between MPU and I/O devices memory related instructions (such as LDA, STA etc.) and memory control signals (MEMR, MEMW) are used.

2. What is I/O mapped I/O? (April/May 2013)

This is one of the techniques for interfacing I/O devices with μP. In I/O mapped I/O, the I/O devices assigned and identified by 8-bit addresses. To transfer the data between MPU and I/O devices I/O related instructions (IN and OUT ) and I/O control signals (IOR, IOW) are used.

3. What is simplex and duplex transmission?

Simplex transmission: data are transmitted in only one direction. Duplex transmission: data flow in both directions. If the transmission goes one way at a time, it is called half duplex; if it goes both way simultaneously, then it is called full duplex.

4. Define Baud. (EE2354 May/June 2012)

The rate at which the bits are transmitted, bits per second is called Baud.

5. What are the signals available for serial communication?

SID – serial input data
SOD – serial output data

6. What is USART?

It is a programmable device. Its function and specification for serial I/O can be determined by writing instructions in its internal registers. The Intel 8251A USART is a device widely used in serial I/O.

7. Write the features of 8255A. (Nov/Dec 2013)

The 8255A has 24 I/O pins that can be primarily grouped primarily in two 8-bit Parallel ports: A and B, with eight bits as port C. The 8-bits of port C can be used as two 4-bit ports: C UPPER CU and CLOWER CL.

8. What is BSR mode?
All functions of 8255 are classified according to 2 modes. In the control word, if D7 = 0, then it represents bit set reset mode operation. The BSR mode is used to set or reset the bits in port C.

**9. What is mode 0 operation of 8255?**

In this mode, ports A and B are used as two simple 8-bit I/O ports and port C as two 4-bit ports. Each port can be programmed to function as an input port or an output port. The input/ output features in mode 0 as follows:

i. Outputs are latched
ii. Inputs are not latched
iii. Ports do not have handshake or interrupt capability.

**10. What are the modes of operation supported by 8255?**

i. Bit set reset mode (BSR)
ii. I/O mode
   Mode 0
   Mode 1
   Mode 2

**11. Write the control word format for BSR mode.**

```
+-------+-------+-------+-------+-------+-------+-------+
| D7    | D6    | D5    | D4    | D3    | D2    | D1    | D0    |
+-------+-------+-------+-------+-------+-------+-------+-------+
| 0     | x     | x     |       | Bit select | S/R   |       |       |
+-------+-------+-------+-------+-------+-------+-------+-------+

Set = 1
Reset = 0
```

000 = bit 0
001 = bit 1
010 = bit 2
011 = bit 3
100 = bit 4
101 = bit 5
110 = bit 6
111 = bit 7

**12. What is ADC and DAC?**

The electronic circuit that translates an analog signal into a digital signal is called analog-to-digital converter (ADC). The electronic circuit translates a digital signal into an analog signal is called Digital-to-analog Converter (DAC).

**13. Define conversion time.**

It is defined as the total time required to convert an analog signal into a digital output. It is determined the conversion technique used and by the propagation delay in various circuits.
14. **What are the functions to be performed by μp while interfacing an ADC?**
   
i. Send a pulse to the START pin.
   
ii. Wait until the end of conversion
   
iii. Read the digital signal at an input port

15. **Write the different types of ADC.**

   i. Single slope ADC
   
   ii. Dual slope ADC
   
   iii. Successive approximation ADC
   
   iv. Parallel comparator type ADC
   
   v. Counter type ADC

16. **What is resolution time in ADC?**

   It is defined as a ratio of change in value of input voltage $V_i$, needed to change the digital output by 1 LSB. If the full scale input voltage required to cause a digital output of all 1”s is $V_{iFS}$. Then the resolution can be given as

   $$\text{Resolution} = \frac{V_{iFS}}{2^n - 1}$$

17. **List the functions performed by 8279.**  
    
   i. It has built-in hardware to provide key debounce.
   
   ii. It provides a scanned interface to a 64 contact key matrix.
   
   iii. It provides multiplexed display interface with blanking and inhibit options.
   
   iv. It provides three input modes for keyboard interface.

18. **What is key debounce?**

   The push button keys when pressed, bounces a few times, closing and opening the contacts before providing a steady reading. So reading taken during bouncing may be faulty. Therefore the microprocessor must wait until the key reach to steady state. This is known as key debounce.

19. **What are the operating modes in 8279?**

   i. Scanned keyboard mode
   
   ii. Scanned sensor matrix
iii. Strobed input


In N-key rollover each key depression is treated independently from all others. When a key is depressed, the denounce logic is set and 8279 checks for key depress during next two scans.

21. Find the program clock command word if external clock frequency is 2 MHz.

Prescalar value = \((2 \times 10^6) / (100 \times 10^3) = (10100)_2\)

Therefore command word = \((00110100)_2\)

22. What is multiple interrupt processing capability?

Whenever a number of devices interrupt a CPU at a time, and if the processor is able to handle them properly, it is said to have multiple interrupt processing capability.

23. What is hardware interrupt?

An 8086 interrupt can come from any one of three sources. One source is an external signal applied to the nonmaskable interrupt (NMI) input in or to the interrupt (INTR) input pin. An interrupt caused by the signal applied to one of these input is referred to as a hardware interrupt.

24. What is software interrupt?

The interrupt caused due to execution of interrupt instruction is called software interrupt.

25. What are the two types of interrupts in 8086?

The two types of interrupts are:

i. **External interrupts**: In this, the interrupt is generated outside the processor.
   
   Example: Keyboard interrupt.

ii. **Internal interrupts**: It is generated internally by the processor circuit or by the execution of an interrupt instruction. Example: Zero interrupt, overflow interrupt.

26. What is the purpose of control word written to control register in 8255? (April/May 2011)

The control words written to control register specify an I/O function for each I/O port. The bit D7 of the control word determines either the I/O function of the BSR function.

27. What is memory mapping? (Nov/Dec 2007)

The assignment of memory addresses to various registers in a memory chip is called as memory mapping.

28. What are the modes of operations used in 8254? (Apr/May 2015)

II Year / IV Sem
Each of the three counters of 8254 can be operated in one of the following six modes of operation.

1. Mode 0 (Interrupt on terminal count)
2. Mode 1 (Programmable mono shot)
3. Mode 2 (Rate generator)
4. Mode 3 (Square wave generator)
5. Mode 4 (Software triggered strobe)
6. Mode 5 (Hardware triggered strobe)

**29. List the operating modes of 8255A and 8237A.**

8255 has 2 modes.

1. I/O mode-Multiprocessor
   - Mode 0
   - Mode 1
   - Mode 2
2. Bit Set-Reset mode (BSR) 8237 has several modes. They are,
   - Single mode
   - Burst mode
   - Block mode
   - Demand mode
   - Cascade mode

**30. What freq. transmit clock (Txc') is required by an 8251 in order for it to transmit data at 4800 baud with a baud rate factor of 16.**

\[ T = \frac{1}{209\text{us}} \]

**31. What is keydebouncing?**

When the key is depressed and released, the contact is not broken permanently. In fact, the key makes and breaks the contacts several times for a few milliseconds before the contact is broken permanently.

**PART-B**

1. Draw the block diagram of 8279 and explain the function of each. (16)  
   *(Nov/Dec2014)(Nov/Dec2010)*

2. With the help of neat diagram explain how 8251 is interfaced with 8086 and used for serial Communication (16)  
   *(May/June2013)*

3. Discuss the silent feature of 8259 and explain the block diagram of 8259- programmable interrupts controllers (16)  
   *(April/May 2013&2012)*
4. (a) Describe the various modes of operation in 8253 programmable internal timer (8) (Nov/Dec 2010) (Nov/Dec 2014) R
   (b) Explain the operation of DMA controller 8237 (8) (EE2354 May/June 2014) U

5. (a) Draw and explain the interfacing of cascaded 8259 with 8086 (10) (Nov/Dec 2013) U
   (b) Explain in detail with the modes of operation of 8255 (6) U

6. Draw the pin diagram of 8257 programmable DMA controller and explain the function of each pin in detail (16) U

7. Discuss the various operating modes of 8253 timer with necessary control words (16) U

8. (i) Explain the operation of 8255 PPI Port A programmed as input and output in Mode 1 with necessary handshaking signals. (8) (April/May 2011) U
   (ii) Show and explain the ADC interfacing with 8086 microprocessor. (8) (April/May 2011) U

9. With functional block diagram, explain the operation and programming of 8251 USART (Serial communication Interface) in detail (April/May 2011) [NOV/DEC 2015] U

10. Explain how D/A and D/A interfacing is done with 8086 with an application. (Apr/May 2015) (10) U


13. Write the algorithm and assembly language program for traffic light control system. (Apr/May 2015) (8) C

14. Draw the block diagram of programmable Interrupt controller (8259) and explain its operations. U [NOV/DEC 2015]

15. Explain in detail about DMA controller with its diagram. (16) U [May/June 2016]

16. Draw and Explain the block diagram of alarm controller. (16) U [May/June 2016]

COURSE OUTCOMES: Get exposed to all peripheral devices and its interfacing.

UNIT-IV

MICROCONTROLLER


COURSE OBJECTIVE: To study the architecture and programming of 8051 microcontroller.
1. What are the special function register? (EE2354 April/May2012)

The special function register are stack pointer, index pointer (DPL and DPH), I/O port addresses, status (PSW) and accumulator.

2. What are the uses of accumulator register?

The accumulator registers (A and B at addresses OEOh and OFOh, respectively) are used to store temporary values and the results of arithmetic operations.

3. What is PSW? (EE2354 Nov/Dec2011)

Program status word (PSW) is the set of flags that contains the status information and is considered as one of the special function register.

4. What is stack pointer (sp)? (EE2354 April/May2011)

Stack pointer (SP) is a 8 bit wide register and is incremented before the data is stored into the stack using PUSH or CALL instructions. It contains 8-bit stack top address. It is defined anywhere in the on-chip 128-byte RAM. After reset, the SP register is initialized to 07. After each write to stack operation, the 8-bit contents of the operand are stored onto the stack, after incrementing the SP register by one. It is not a top-down data structure. It is allotted an address in the special function register bank.

5. What is data pointer (DTPR)? (Nov/Dec2010)

It is a 16-bit register that contains a higher byte (DPH) and lower byte (DPL) of a 16-bit external data RAM address. It is accessed as a 16-bit register or two 8-bit registers. It has been allotted two addresses in the special function register bank, for its two bytes DPH and DPL.

6. Why oscillator circuit is used?

Oscillator circuit is used to generate the basic timing clock signal for the operation of the circuit using crystal oscillator.

7. What is the purpose of using instruction register?

Instruction register is used for the purpose of decoding the opcode of an instruction to be executed and gives information to the timing and control unit generating necessary signals for the execution of the instruction.

8. Give the purpose of ALE/PROG signal. (May/June2014)

ALE/PROG is an address latch enable output pulse and indicates that valid address bits available on the respective pins. The ALE pulses are emitted at a rate of one-sixth of the oscillator frequency. The signal is valid only for external memory accesses.
It may be used for external timing or clockwise purpose. One ALE pulse is skipped during each access to external data memory.

9. **Explain the two power saving mode of operation.** (April/May 2011)

   The two power saving modes of operation are:

   - **Idle mode**: In this mode, the oscillator continues to run and the interrupt, serial port and timer blocks are active, but the clock to the CPU is disabled. The CPU status is preserved. This mode can be terminated with a hardware interrupt or hardware reset signal. After this, the CPU resumes program execution from where it left off.

   - **Power down mode**: In this mode, the on-chip oscillator is stopped. All the functions of the controller are held maintaining the contents of RAM. The only way to terminate this mode is hardware reset. The reset redefines all the SFRs but the RAM contents are left unchanged.

10. **Differentiate between program memory and data memory.**

    **Program Memory**

    i. It stores the programs to be executed.

    ii. It stores only program code which is to be executed and thus it need not be written, so it is implemented using EPROM. It stores the data, line intermediate results, variables and constants required for the execution of the program.

    **Data Memory**: The data memory may be read from or written to and thus it is implemented using RAM.

11. **What are addressing modes?**

The various ways of accessing data are called addressing modes.

12. **Give the addressing modes of 8051?** (April/May 2011)

    There are six addressing modes in 8051. They are

    - Direct addressing
    - Indirect addressing
    - Register instruction
    - Register specific (register implicit)
    - Immediate mode
    - Indexed addressing

13. **What is direct addressing mode?**

    The operands are specified using the 8-bit address field, in the instruction format. Only internal data Ram and SFRS can be directly addressed. This is known as direct addressing mode.
14. **What is indirect addressing mode?**

In this mode, the 8-bit address of an operand is stored in a register and the register, instead of the 8-bit address, is specified in the instruction. The registers R0 and R1 of the selected bank of registers or stack pointer can be used as address registers for storing the 8-bit addresses. The address register for 16-bit addresses can only be “data pointer” (DPTR).

Eg: ADD A, @ R0.

15. **What is meant by register instructions addressing mode?**

The operations are stored in the registers R0 – R7 of the selected register bank. One of these eight registers (R0 – R7) is specified in the instruction using the 3-bit register specification field of the opcode format. A register bank can be selected using the two bank select bits of the PSN. This is called as register instruction addressing mode.

Eg: ADD A, R7.

16. **What is immediate addressing mode?** (April/May 2013)

An immediate data ie., a constant is specified in the instruction, after the opcode byte.

Eg: MOV A, #100  The immediate data 100 (decimal) is added to the contents of the accumulator. For specifying a hex number, it should be followed by H. These are known as immediate addressing mode.

17. **What is indexed addressing?** (May/June 2014)

This addressing mode is used only to access the program memory. It is accomplished in 8051 for look-up table manipulations. Program counter or data pointer are the allowed 16-bit address storage registers, in this mode of addressing. These 16-bit registers point to the base of the look-up table and the ACC register contains a code to be converted using the look-up table. The look-up table data address is found out by adding the contents of register ACC with that of the program counter or data pointer. In case of jump instruction, the contents of accumulator are added with one of the specified 16-bit registers to form the jump destination address.

Eg: MOV C, A @ A + DPTP

JMP @ A + DPTR

18. **List the five addressing modes of 8051 microcontroller.** (Nov/Dec 2010)

The five addressing modes are,
I. Immediate addressing
II. Register addressing
III. Direct addressing
IV. Register indirect addressing
V. Indexed addressing.

19. MOV R4, R7 is invalid. Why?

The movement of data between the accumulator and Rn (for n = 0 to 7) is valid. But movement of data between Rn register is not allowed. That is why MOV R4, R7 is invalid.

20. WHAT IS SFR? (Nov/Dec 2014)

In the 8051 microcontroller registers A, B, PSW and DPTR are part of the group of registers commonly referred to as special function registers (SFR).

21. WHAT ARE THE TWO MAIN FEATURES OF SFR ADDRESSES?

The following two points should be noted SFR addresses.

- The special function registers have addresses between 80H and FFH. These addresses are above 80H, since the addresses 00 to 7FH are addresses of RAM memory inside the 8051.
- Not all the address space of 80 to FH is used by the SFR. The unused locations 80H to FFH are reserved and must not used by the 8051 programmer.

22. What is the difference between direct and register indirect addressing mode?

Loop is most efficient and is possible only in register indirect addressing whereas looping is not direct addressing mode.

23 List out some compare instructions. (EE2354 May/June 2014)

The compare instructions are:

a. CJNE
b. CLR
c. CPL

24 Write a program to save the accumulator in R7 of bank 2.

CLR PSW – 3
SETB PSW – 4
MOV R7, A.

25. What are single bit instructions? Give example.

Instructions that are used for single bit operation are called single bit instructions.

Examples: SETB bit
CLR bit
CPL bit
26. Write a program to save the status of bits p1.2 and p1.3 on ram bit locations 6 and 7 respectively.

    MOV C, P1.2; save status of P1.2 on CY
    MOV O6, C; save carry in RAM bit location 06
    MOV C, p1.3; save status of p1.3 on CY
    MOV 07, C; save carry in RAM bit location 07.

27. Write a program to see if bits 0 and 5 of register b r1. If they are not, make them so and save it in r0. (Nov/Dec2011)

    JNB OFOH, NEXT – 1; JUMP if B.0 is low
    SET BOFOH; Make bit B.0 high
    NEXT – 1: JNB OF5H, NEXT – 2; JUMP if B.5 is low
    SETB OF5H; Make B.5 high
    NEXT – 2: MOV R0, B; Save register B.

28. Mention the size of DPTR and Stack Pointer in 8051 microcontroller. (April/May 2011), (May/June2014)

    DPTR and SP are 16 bit register.

29. What is the operation of the given 8051 microcontroller instructions: XRL A, direct (April/May2011)

    XRLA, Direct Exclusive OR operation with A register content and Direct value

30. List the features of 8051 microcontroller? (May/June2013)

    The features are
    ➢ Single supply +5 volt operation using HMOS technology.
    ➢ 4096 bytes program memory on chip(not on 8031)
    ➢ 128 data memory on chip.
    ➢ Four register banks.
    ➢ Two multiple mode, 16-bit timer/counter.
    ➢ Extensive Boolean processing capabilities.
    ➢ 64 KB external RAM size
    ➢ 32 bidirectional individually addressable I/O lines.
    ➢ 8 bit CPU optimized for control applications.
31. Compare Microprocessor and Microcontroller.  
(Nov/Dec 2006, 2011)

<table>
<thead>
<tr>
<th>Sl.No</th>
<th>Microprocessor</th>
<th>Microcontroller</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Microprocessor contains ALU, general purpose registers, stack pointer, program counter, clock timing circuit and interrupt circuit.</td>
<td>Microcontroller contains the circuitry of microprocessor and in addition it has built in ROM, RAM, I/O devices, timers and counters.</td>
</tr>
<tr>
<td>2</td>
<td>It has many instructions to move data between memory and CPU.</td>
<td>It has one or two instructions to move data between memory and CPU.</td>
</tr>
<tr>
<td>3</td>
<td>It has one or two bit handling instructions.</td>
<td>It has many bit handling instructions.</td>
</tr>
<tr>
<td>4</td>
<td>Access times for memory and I/O devices are more</td>
<td>Less access time for built-in memory and I/O devices</td>
</tr>
<tr>
<td>5</td>
<td>Microprocessor based system requires more hardware</td>
<td>Microcontroller based system requires less hardware reducing PCB size and increasing the reliability.</td>
</tr>
</tbody>
</table>

32. Name the five interrupt sources of 8051?  
(MAY/JUNE 2007)  (APRIL/MAY 2008)

The interrupts are:
Vector address
- External interrupt 0: IE0: 0003H
- Timer interrupt 0: TF0: 000BH
- External interrupt 1: IE1: 0013H
- Timer Interrupt 1: TF1: 001BH
- Serial Interrupt
Receive interrupt: RI: 0023H
Transmit interrupt: TI: 0023H

33. List the 8051 instructions that affect the overflow flag.
   ADD, ADDC, DIV, MUL, SUBB

34. List the 8051 instructions that always clear the carry flag.
   CLR C, DIV, MUL

35. List the 8051 instructions that affect all the flags.  
   ADD, ADDC and SUBB

36. What are the different types of ADC?  
   (APR/MAY 2008 NOV/DEC 2011)
   The different types of ADC are successive approximation ADC, counter type ADC, flash type ADC, integrator converters and voltage to-frequency converters.

37. What is the necessity of interfacing DAC with microcontroller? (Nov/Dec 2014)
   In many applications, the microcontroller has to produce analog signals for controlling certain analog devices. Basically, the microcontroller can produce only digital signals. In order to convert the digital signal to analog signal a Digital to Analog Converter has to be employed.

38. Mention the number of register banks and their addresses in 8051?  
   (Nov/Dec 2015)
   There are 4 register banks. They are Bank0, Bank1, Bank2 & Bank3.
   RAM locations from 00 to 07H for bank 0
   RAM locations from 08 to 0FH for bank 1
   RAM locations from 10 to 17H for bank 2
   RAM locations from 18 to 1FH for bank 3

39. What is the jump range?  
   (Nov/Dec 2015)
   AJMP addr11 (Absolute Jump) – Within 2K bytes of program memory.
   LJMP addr16 (Long Jump) - Within 64K bytes of program memory.
   SJMP Rel.addr (Short Jump) –128 to +127 of program memory.

40. What are the different ways of operand addressing in 8051?  
   (May/June 2016)
   The five addressing modes are,
   1. Immediate addressing
   2. Register addressing
3. Direct addressing
4. Register indirect addressing
5. Indexed addressing.

**PART-B**

1. With the necessary diagram of control word format, explain the various operating modes of timer in 8051 microcontroller (EE2354 May/June 2014) U

2. With the help of neat diagram explain the memory organization of 8051 microcontroller (April/May 2011)(Nov/Dec 2014) U


4. Draw the Pin Diagram of 8051 and explain the function of various signals. (Nov/Dec 2010) U

5. List the various Instructions available in 8051 microcontroller and explain. (EE2354 May/June 2014) C
   - Data Transfer Instructions (Nov/Dec 2014)
   - Boolean variable Manipulation Instructions (May/June 2013)

6. (i) Explain the Data transfer instructions and Program control instructions of 8051 microcontroller. (8) (April/May 2011) U
   (ii) Write an assembly language program based on 8051 microcontroller instruction set to perform four arithmetic operations on 2, 8 bit data. (8) (April/May 2011) C

7. Discuss about the organization of Internal RAM and Special function registers of 8051 Microcontroller in detail. (16) (April/May 2011) U

8. Explain the arithmetic and control instructions of 8051 microcontroller. (10) (April/May 2015) U


10. Explain the TMOD function register and its timer modes of operations.(8) (April/May 2015) U

11. Explain in detail about the special function register of 8051 in detail. NOV/DEC’15](8) U

12. Explain the different addressing modes of 8051.[NOV/DEC’15] U

13. Give PSW of 8051 and describe the use of each bit in PSW. [NOV/DEC’15] U

14. Describe the functions of the following signals in 8051. RST, EA, PSEN and ALE. U [NOV/DEC’15]

15. Explain the architecture of 8051 with its diagram. (16)U [May/June 2016]

16. Write an 8051 ALP to create a square wave of 66% duty cycle on bit 3 of port 1. (16) C [May/June 2016]
COURSE OUTCOMES: Known the architecture and programming of 8051 microcontroller.

UNIT-V

INTERFACING MICROCONTROLLERS


COURSE OBJECTIVE: To learn design aspects of 8051 microcontroller.

PART-A

1. What is a serial data buffer?

   Serial data buffer is a special function register and it initiates serial transmission when byte is written to it and if read, it reads received serial data. It contains two independent registers internally. One of them is a transmit buffer, which is a parallel-in serial-out register. The other is a receive buffer, which is a serial-in parallel-out register.

2. What are timer registers?

   Timer registers are two 16-bit registers and can be accessed as their lower and upper bytes. TLO represents the lower byte of the timing register 0, while THO represents higher bytes of the timing register 0. Similarly, TLI and THI represent lower and higher bytes of timing register 1. These registers can be accessed using the addresses allotted to them, which lie in the special function registers address range, i.e., 801 H to FF.

3. What is the use of timing and control unit?

   Timing and control unit is used to derive all the necessary timing and control signals required for the internal operation of the circuit. It also derives control signals that are required for controlling the external system bus.

4. When are timer overflow bits set and reset?

   The timer overflow bits are set when timer rolls over and reset either by the execution of an RET instruction or by software, manually clearing the bits. The bits are located in the TCON register along with timer run control (TRn) bits.

5. Explain the mode (0 and 1) operation of the timer. (April/May2012)

   The operations are as follows:

   • Timer mode 0 and 1 operations are similar for the 13 bit (mode) or 16 bit (mode 1) counter. When the timer reaches the limits of the count, the overflow flag is set and the counter is reset back to zero. The modes 0 and 1 can be used to time external events.
• They can be used as specific time delays by loading them with an initial value before allowing them to execute and overflow.

6. What is the different modes in which timer 2 can operate?

The two different modes in which Timer 2 operates are:

i. Capture mode: Timer 2 operates as free running clocks, which saves the timer's value on each high to low transition. It can be used for recording bit lengths when receiving Manchester-encoded data.

ii. Auto-reload mode: When the timer overflows, value is written into TH2/TL2 registers from RCA P2H/RCA P21 registers. This feature is used to implement a system watchdog timer.

7. What is the use of a watch dog timer?

A watchdog timer is used to protect an application in case the controlling microcontroller begins to run amok and execute randomly rather than the preprogrammed instructions written for the application.

8. Define interrupt.

Interrupt is defined as a request that can be refused. If not refused and when an interrupt request is acknowledged, a special set of routines or events are followed to handle the interrupt.

7. What are the steps followed to service an interrupt?

The steps followed are:
I. Save the context register information.
II. Reset the hardware requesting the interrupt.
III. Reset the interrupt controller.
IV. Process the interrupt.
V. Restore the context information.
VI. Return to the previously executing code.

8. How can 8051 be interrupted?

There are five different ways to interrupt 8051. Two of these are from external electrical signals. The other three are caused by internal 8051 I/O hardware operations.

9. Give the format of the interrupt enable register. (April/ May2013)

The format of the interrupt enable register is,

EA--ES ET1 EX1 ET0 EX0

The register is used to enable or disable all 8051 interrupts and to selectively enable or disable each of the five different interrupts.

➢ EA: Disables all interrupts
Es: Enables or disable the serial port interrupt.

ET1: Enable or disable the timer 1 overflow interrupt.

EX1: Enable or disable external interrupt 1.

ET0: Enable or disable the timer 0 overflow interrupt.

EX0: Enable or disable external interrupt 0.

10. What is meant by nesting of interrupts?

Nesting of interrupts means that interrupts are re-enabled inside an interrupt handler. If another interrupt request codes in, while the first interrupt handler is executing, processor execution will acknowledge the new interrupt and jump to its vector.

11. How is the 8051 serial port different from other micro controllers? (Nov/Dec2013)

The 8051 serial port is a very complex peripheral and able to send data synchronously and asynchronously in a variety of different transmission modes.

12. Explain synchronous data transmission.

- In synchronous mode (mode 0), the instruction clock is used.
- Data transfer is initiated by writing to the serial data port address.
- Txd pin is used for clock output, while Rxd pin is for data transfer.
- When a character is received, the status of the data transfer is monitored by polling the RI-n bit in serial control register (SCON).

13. Give an application for synchronous serial communication.

An application for synchronous serial communication is RS-232.

14. When is an external memory access generated in 8051?

In 8051, during execution the data is fetched continuous. Most of the data is executed out of the 8051”s built-in control store. When an address is outside the internal control store, an external memory access is generated.

15. Give the priority level of the interrupt sources. (Nov/Dec2010)

Interrupt source Priority within a level

IE0 (External INT0)

TF0 (Timer 0)
16. What is the use of stepper motor?

A stepper motor is a device used to obtain an accurate position control of rotating shafts. A stepper motor employs rotation of its shaft in terms of steps, rather than continuous rotation as in case of AC or DC motor.

17. What is meant by key bouncing?

Microprocessor must wait until the key reach to a steady state; this is known as Key bounce.

18. Explain the operating mode 0 of 8051 serial ports?

In this mode serial enters & exits through RXD, TXD outputs the shift clock. 8 bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed at 1/12 the oscillator frequency.


In this mode 11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, & a stop bit (1). On transmit the 9th data bit (TB* in SCON) can be assigned the value of 0 or 1. Or for eg.; the parity bit (P, in the PSW) could be moved into TB8. On receive the 9th data bit go in to the RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency.

20. Explain the mode 3 of 8051 serial ports? (April/May 2008)

In this mode, 11 bits are transmitted (through TXD) or received (through RXD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, & a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except the baud rate. The baud rate in Mode 3 is variable. In all the four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI=0 & REN=1. Reception is initiated in other modes by the incoming start bit if REN=1.

21. Write a program to mask the 0th & 7th bit using 8051?

```assembly
MOV A, #data
ANL A, #81
MOV DPTR, #4500
MOVX @DPTR, A
LOOP SJMP LOOP
```

22. Write about CALL statement in 8051?
There are two subroutine CALL instructions. They are
*LCALL(Long CALL)
*ACALL(Absolute CALL)
Each increments the PC to the 1st byte of the instruction & pushes them in to the stack.

23. Write a program to find the 2’s complement using 8051?

MOV A,R0
CPL A
INC A

24. Define baud rate. (May/June 2016)

Baud rate is used to indicate the rate at which data is being transferred.
Baud rate = 1/Time for a bit cell.

25. Mention the features of serial port in mode 0. (Nov/Dec 2015)

In this mode serial enters and exits through RXD, TXD outputs the shiftclock. 8 bits are transmitted/received 8 data bits first (LSB first). The baudrate is fixed at 1/12 the oscillator frequency.

26. Which register is used for serial programming in 8051 microcontroller? (Apr/May 2015)

Illustrate it.

SBUF Register (Serial Buffer):
SBUF is an 8-bit register for serial communication in 8051. For a byte of data to be transferred via TxD line and holds the byte of data when it is received by 8051’s RxD line.

SCON Register (Serial Control):
SCON is an 8-bit register used to program the start bit, stop bit and data bits of data framing among other things.

<table>
<thead>
<tr>
<th>SM0</th>
<th>SM1</th>
<th>SM2</th>
<th>REN</th>
<th>TB8</th>
<th>RB8</th>
<th>T1</th>
<th>R1</th>
</tr>
</thead>
</table>

28. Compare polling and interrupt.  

The 8051 microcontroller can do only one task at a time. In polling, the microcontroller continuously checks each port one by one according to the priority assigned to the ports, and if any device requires service, then it provides it. In interrupt, when the device requires service, it sends the request to microcontroller and the controller then provides service to it.

So essentially, the difference is that in polling, microcontroller has to check continuously whether any device is asking for request, while in interrupt the device itself sends the request and the controller satisfies it. And because microcontroller is freed from the task of checking each port, it can do other work.

PART-B

1. With neat sketch explain the functions of 8255 PPI. (April/May 2011) U

2. With neat sketch explain the functions of 8251. (Nov/Dec 2011) U

3. With neat sketch explain the function of DMA controller. U

4. With neat sketch explain the function of Keyboard and display controller. (April/May 2014) U

5. With neat sketch explain the function of A/D converter. (Nov/Dec 2014) U

6. With neat sketch explain the function of D/A converter. (Nov/Dec 2014) U

7. (i) Explain the interfacing of Keyboard/Display with 8051 microcontroller. (8) April/May 2011) U  
   (ii) Explain the Servomotor control using 8051 microcontroller. (8) (April/May 2011) U

8. (i) Explain in detail the modes of operation of Timer unit in 8051 microcontroller. (8) (April/May 2011) U  


10. With neat sketch explain the functions of 8254. (April/May 2011) U

11. Describe the different modes of operation of timers/counters in 8051 with its associated register.(April/May 2015) (10) R


13. Draw the diagram to interface a stepper motor with 8051 microcontroller and explain. Write a 8051 assembly language program to run the stepper motor in both forward and reverse direction with delay. (16). (April/May 2015). C

16. Draw the schematic for interfacing a stepper motor with 8051 microcontroller and write 8051 ALP for keypad scanning. [NOV/DEC'15][APR/MAY'15] C

17. With a neat circuit diagram explain how a 4x4 keypad is interfaced with 8051 microcontroller and write 8051 ALP for keypad scanning. [NOV/DEC'15][MAY/JUNE’13] U

18. Draw the diagram to interface a stepper motor with 8051 microcontroller and Write its ALP to run the stepper motor in both forward and reverse direction with delay. (16)[May/June 2016]

19. Explain 8051 serial port programming with examples. (16)[May/June 2016]

**COURSE OUTCOMES:** Ability to design and interface different application of 8051.
COURSE CODE : EC6504
COURSE NAME : MICROPROCESSOR AND MICROCONTROLLER
YEAR/SEMESTER: II/IV

COURSE OUTCOMES

At the end of course, students will have an

<table>
<thead>
<tr>
<th>CO</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CO1</td>
<td>Apply and analyze the architecture, instruction set of microprocessor for developing assembly language program.</td>
</tr>
<tr>
<td>CO2</td>
<td>Analyze the system bus structure and configurations of processors.</td>
</tr>
<tr>
<td>CO3</td>
<td>Analyze all peripheral devices.</td>
</tr>
<tr>
<td>CO4</td>
<td>Apply and analyze the architecture, instruction sets of Microcontroller for developing assembly language programs.</td>
</tr>
<tr>
<td>CO5</td>
<td>Analyze the applications and interfacing of microcontroller.</td>
</tr>
</tbody>
</table>

CO-PO MATRIX

<table>
<thead>
<tr>
<th>CO</th>
<th>PO1</th>
<th>PO2</th>
<th>PO3</th>
<th>PO4</th>
<th>PO5</th>
<th>PO6</th>
<th>PO7</th>
<th>PO8</th>
<th>PO9</th>
<th>PO10</th>
<th>PO11</th>
<th>PO12</th>
</tr>
</thead>
<tbody>
<tr>
<td>CO1</td>
<td>3</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CO2</td>
<td>3</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CO3</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CO4</td>
<td>3</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CO5</td>
<td>3</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>AVG</td>
<td>2.8</td>
<td>2</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

CO-PSO MATRIX

<table>
<thead>
<tr>
<th>CO</th>
<th>PSO1</th>
<th>PSO2</th>
<th>PSO3</th>
</tr>
</thead>
<tbody>
<tr>
<td>CO1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CO2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CO3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CO4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>CO5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>AVG</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>